
CY28551-3
....................Document #: 001-05677 Rev. *D Page 16 of 28
CPU_STP# Clarification
The CPU_STP# signal is an active low input used for cleanly
stopping and starting the CPU outputs while the rest of the
clock generator continues to function. Note that the assertion
and de-assertion of this signal is absolutely asynchronous.
DO T 9 6 C
PD
CP UC, 1 3 3 M H z
CP UT , 1 3 3 M H z
S R C C 100 M H z
US B, 4 8 M H z
DO T 9 6 T
S R C T 100 M H z
P C I, 3 3 M H z
REF
LIN K
Figure 3. PD Assertion Timing Waveform
D O T 96C
PD
C P U C , 133 M H z
CP UT , 1 3 3 M H z
S R CC 1 0 0 M H z
U SB, 4 8 M H z
D O T96T
S R C T 100 M H z
Ts ta b le
< 1 .8 m s
PC I, 3 3 M H z
RE F
T d r iv e _ P W RDN #
<3 0 0
s , > 20 0 m V
LI N K
Figure 4. PD Deassertion Timing Waveform